


## Motivation

Silicon photonic **optical phased arrays** (OPAs) are strongly **temperature dependent**:

- **Temperature** fluctuations, gradients and offsets **influence** functionality of **OPAs** <sup>1</sup>.
- Novel **thermal management** solutions are **required** to guarantee proper functionality of silicon OPAs <sup>2,3</sup>.

## Background

- **Optical phased arrays** are **phase sensitive**, solid-state **beam steering devices**




- **Strength** of the temperature influence **depends on** OPA **implementation**<sup>1</sup> and **α** **depends on** OPA **initial calibration**.



$$\Delta\theta \approx \frac{L}{d} \cdot \frac{\partial n}{\partial T} \cdot \Delta T_{diff} + \alpha \cdot \Delta T_{off}$$

L: Component Length  
 d: Component Pitch  
 $\partial n / \partial T$ : Thermo-optic coefficient  
 α: Offset / Calibration factor

Figure: Response of a prototype OPA towards room temperature fluctuations.



- **CMOS compatible thermal management** solutions are **required**.



## Approach

- Perform **structural modifications** within the photonic IC to **change** the preferred **heat paths**.




Figure: Left) Conventional Photonic IC. Right) Photonic IC with Heat Shunts and Trenches.

- Alternate **CMOS processes** (e.g. PVD, CVD, IBE, DRIE, Lithography) for **fabrication** of thermal **demonstrators**.




Figure: Left) Lithography Step. Center) IBE Step. Right) DRIE Step.

## Results

- **Confirmed concept feasibility** by fabrication and characterization of **thermal demonstrators**.




Figure: Left) Reference thermal demonstrator. Center) Thermal demonstrator with trench. Right) Thermal demonstrator with trench and heat shunts. Figure adapted from <sup>2</sup>

- **Trenches reduce safe distances** ( $x_{safe}$ ) **at the cost of** an **increased heat source temperature**.

width → ↓ depth	Safe distance $x_{safe}$			Heat source temperature		
	25 $\mu m$	50 $\mu m$	100 $\mu m$	25 $\mu m$	50 $\mu m$	100 $\mu m$
0 $\mu m$		<b>1393 <math>\mu m</math></b>			<b>74.7 °C</b>	
119 $\mu m$	913 $\mu m$	777 $\mu m$	768 $\mu m$	81.0 °C	88.1 °C	92.7 °C
254 $\mu m$	259 $\mu m$	273 $\mu m$	473 $\mu m$	95.3 °C	92.0 °C	96.1 °C
330 $\mu m$	<b>217 <math>\mu m</math></b>	234 $\mu m$	279 $\mu m$	103.1 °C	105.0 °C	<b>111.2 °C</b>

Table: Comparison of the calculated safe distance  $x_{safe}$  and the heat source temperature for different trench widths and trench depths.

- **Heat shunts provide a high thermal conductivity connection** between heat source region and silicon substrate  
 → **preferred path** for heat dissipation  
 → **reduction of thermal resistance**




Figure: Temperature rise for different heating powers with and without heat shunts.

- **Combination of trenches and heat shunts provide a convenient solution** to **reduce on-chip temperature gradients** and **improve heat dissipation**




Figure: Temperature profile on thermal demonstrator.

## Conclusions

- **CMOS compatible solutions** for thermal management of silicon photonic OPAs were **successfully demonstrated**.
- **Trenches reduce**  $x_{safe}$  by over 80 %  
 → **Trade-offs** between trench width, depth and reduction of temperature gradients were **identified**.
- **Heat Shunts reduce thermal resistance** by over 30 %.
- **Modular solutions** for thermal management **can be applied** beyond OPAs for **any temperature sensitive photonic IC**.